IN THE CLAIMS:

The following is a complete listing of the claims in this application, reflects all changes currently being made to the claims, and replaces all earlier versions and all earlier listings of the claims:

Claim 1. (currently amended): A coordinate input apparatus, comprising:

a display panel provided with a plurality of X interconnecting lines and a plurality of Y interconnecting lines disposed to intersect with each other in a matrix fashion;

display drive circuits for supplying drive signals to the X and Y interconnecting lines in a display drive mode;

closed-loop forming circuits disposed at two opposite ends of the display panel and at another two opposite ends of the display panel;

switching circuits connected to a terminal of each of the X and Y interconnecting lines, said switching circuits connecting the X or Y interconnecting lines to the display drive circuits in the display drive mode to the closed-loop forming circuits in a coordinate detection drive mode; and

a detection circuit for detecting signals outputted from the closed-loop forming circuits in the coordinate detection drive mode in response to a position indicator for indicating a position in a coordinate input area of the display panel where the X interconnecting lines and the Y interconnecting lines are disposed in the matrix fashion[[;]],

wherein, in the coordinate detection drive mode,

the closed-loop forming circuits disposed at two ends of the display panel connect at least a pair of terminals of the X interconnecting lines in each end to form a multiple closed loop as a closed-loop circuit including multiple parallel loops of the X interconnecting lines, and the closed-loop forming circuits disposed at another two ends of the display panel connect at least a pair of terminals of the Y interconnecting lines at each end to form a multiple closed loop of the Y interconnecting lines, and

the closed-loop forming circuits disposed at two opposite ends of the display panel and at another two opposite ends of the display panel sequentially form multiple closed loops that are uniformly distributed with an embedded structure such that a multiple closed loop and another one subsequently formed overlap with each other.

2. (currently amended): An apparatus according to Claim 1, wherein the each multiple closed loop includes a switch circuit for selecting first to four X interconnecting lines from the plurality of X interconnecting lines so that:

a first terminal of the first X interconnecting line is connected with a first terminal of the second X interconnecting line,

a first terminal of the third X interconnecting line which is located opposite to the first X interconnecting line with respect to the second X interconnecting line is connected with a first output terminal,

a second terminal of the third X interconnecting line is connected with a second terminal of the first X interconnecting line,

a first terminal of the fourth X interconnecting line which is located opposite to the second X interconnecting line with respect to the first X interconnecting line is connected with a second output terminal, and

a second terminal of the fourth X interconnecting line is connected with a second terminal of the second X interconnecting line.

3. (currently amended): An apparatus according to Claim 2, wherein the each multiple closed loop includes a switch circuit for selecting first to four Y interconnecting lines from the plurality of Y interconnecting lines so that:

a first terminal of the first Y interconnecting line is connected with a first terminal of the second Y interconnecting line,

a first terminal of the third Y interconnecting line which is located opposite to the first Y interconnecting line with respect to the second Y interconnecting line is connected with a first output terminal,

a second terminal of the third Y interconnecting line is connected with a second terminal of the first Y interconnecting line,

a first terminal of the fourth Y interconnecting line which is located opposite to the second Y interconnecting line with respect to the first Y interconnecting line is connected with a second output terminal, and

a second terminal of the fourth Y interconnecting line is connected with a second terminal of the second Y interconnecting line.

4. (currently amended): An apparatus according to Claim 1, wherein the each multiple closed loop is sequentially formed at a constant pitch on the matrix of the X and Y interconnecting lines with a lapse of time.

5. - 7. (canceled)

- 8. (previously presented): An apparatus according to Claim 1, wherein the display panel has a memory characteristic.
- 9. (currently amended): An apparatus according to Claim 8, wherein the display panel is an electrophoretic display panel.